Author Index for Papers in Volume 24

Pages are numbered consecutively through the volume: 1–104, January; 105–264, March; 265–424, May; 425–528, July; 529–656, September; and 657–800, November. Communications are identified by (C).

Adams, G. G.
512 *Procedures for the Study of the Flexible-Disk to Head Interface*

Ahuja, Vijay
49 *Determining Deadlock Exposure for a Class of Store and Forward Communication Networks*

Allen, F. E., J. L. Carter, J. Fabri, J. Ferrante, W. H. Harrison, P. G. Loewner, and L. H. Trevillyan
695 *The Experimental Compiling System*

Ames, I.
188 *An Overview of Materials and Process Aspects of Josephson Integrated Circuit Fabrication*

Ames, I.
195 see Greiner, J. H.

Anacker, W.
107 *Josephson Computer Technology: An IBM Research Project*

Av-Ron, Moshe
469 see Shatzkes, Morris

Baker, John M.
195 see Greiner, J. H.

Baker, John M., C. J. Kircher, and J. W. Matthews
223 *Structure of Tunnel Barrier Oxide for Pb-Alloy Josephson Junctions*

Bar-Gadda, O.
328 see Tzou, A.

Bard, Yonathan
563 *Estimation of State Probabilities Using the Maximum Entropy Principle*

Basavaiah, S.
195 see Greiner, J. H.

Becerril, J. L., J. Bondia, R. Casajuana, and F. Valer
756 *Grammar Characterization of Flowgraphs*

Beeteson, J. S., K. T. Jarzebowski, and B. R. Sowter
598 *Digital System for Convergence of Three-Beam High-Resolution Color Data Displays*

Bhattacharyya, A., D. P. Gaffney, R. A. Kenyon, P. B. Mollier, J. E. Selleck, and F. W. Wiedman
378 *1/N Circuit and Device Technology*

Blaser, E.
328 see Tzou, A.

Bondia, J.
756 see Becerril, J. L.

Bossen, D. C. and M. Y. Hsiao
390 *A System Solution to the Memory Soft Error Problem*

Boyle, D., P. Mundy, and T. M. Spence
677 *Optimization and Code Generation in a Compiler for Several Machines*

Braunecker, B. U.
89 *Pattern Optimization for UPC Supermarket Scanner*

Broom, R. F., R. Jaggi, Th. O. Mohr, and A. Oosenbrug
206 *Effect of Process Variables on Electrical Properties of Pb-Alloy Josephson Junctions*

Broom, R. F., W. Kotyczka, and A. Moser
178 *Modeling of Characteristics for Josephson Junctions Having Nonuniform Width or Josephson Current Density*

Broom, R. F., R. B. Laibowitz, Th. O. Mohr, and W. Walter
212 *Fabrication and Properties of Niobium Josephson Tunnel Junctions*

Brosious, P. R.
195 see Greiner, J. H.

Brown, Alan V.
167 *An Overview of Josephson Packaging*

Canavello, B. J.
452 see Hatzakis, M.

Carballo, R.
328 see Tzou, A.

Carter, J. L.
695 see Allen, F. E.

Casajuana, R.
756 see Becerril, J. L.

Chai, Hi Dong
622 see Lee, Ho Chong

Chang, T. H. P.
537 see Grobman, W. D.

Chung, K. M., F. Luccio, and C. K. Wong
75 *On the Complexity of Permuting Records in Magnetic Bubble Memory Systems*

Cocke, John and Peter W. Markstein
692 *Strength Reduction for Division and Modulo with Application to Accessing a Multilevel Store (C)*

Cramer, Alice
339 see Rideout, V. Leo

Curtis, Huntington W.
370 see Verkuil, Roger L.

Davis, Donald E.
545 *Registration Mark Detection for Electron-Beam Lithography—EL1 System*

Denil, N. J.
732 *A Business Language*

Donath, W. E.
480 *Stand-Alone Wiring Program for Josephson Logic*

Dreckmann, M.
398 see Stapper, C. H.

Eichelberger, E. B. and E. Lindbloom
15 *A Heuristic Test-Pattern Generator for Programmable Logic Arrays*

Fabri, J.
695 see Allen, F. E.

Faris, S. M., W. H. Henkels, E. A. Valsamakis, and H. H. Zappe
143 *Basic Design of a Josephson Technology Cache Memory*

Ferrante, J.
695 see Allen, F. E.

Fitzgerald, B. F. and E. P. Thoma
291 *Circuit Implementation of Fusible Redundant Addresses on RAMs for Productivity Enhancement*

Franaszek, Peter A.
638 *A General Method for Channel Coding (C)*

Author Index for Papers in Volume 24

Pages are numbered consecutively through the volume: 1–104, January; 105–264, March; 265–424, May; 425–528, July; 529–656, September; and 657–800, November. Communications are identified by (C).

Adams, G. G.
512 *Procedures for the Study of the Flexible-Disk to Head Interface*

Ahuja, Vijay
49 *Determining Deadlock Exposure for a Class of Store and Forward Communication Networks*

Allen, F. E., J. L. Carter, J. Fabri, J. Ferrante, W. H. Harrison, P. G. Loewner, and L. H. Trevillyan
695 *The Experimental Compiling System*

Ames, I.
188 *An Overview of Materials and Process Aspects of Josephson Integrated Circuit Fabrication*

Ames, I.
195 see Greiner, J. H.

Anacker, W.
107 *Josephson Computer Technology: An IBM Research Project*

Av-Ron, Moshe
469 see Shatzkes, Morris

Baker, John M.
195 see Greiner, J. H.

Baker, John M., C. J. Kircher, and J. W. Matthews
223 *Structure of Tunnel Barrier Oxide for Pb-Alloy Josephson Junctions*

Bar-Gadda, O.
328 see Tzou, A.

Bard, Yonathan
563 *Estimation of State Probabilities Using the Maximum Entropy Principle*

Basavaiah, S.
195 see Greiner, J. H.

Becerril, J. L., J. Bondia, R. Casajuana, and F. Valer
756 *Grammar Characterization of Flowgraphs*

Beeteson, J. S., K. T. Jarzebowski, and B. R. Sowter
598 *Digital System for Convergence of Three-Beam High-Resolution Color Data Displays*

Bhattacharyya, A., D. P. Gaffney, R. A. Kenyon, P. B. Mollier, J. E. Selleck, and F. W. Wiedman
378 *1/N Circuit and Device Technology*

Blaser, E.
328 see Tzou, A.

Bondia, J.
756 see Becerril, J. L.

Bossen, D. C. and M. Y. Hsiao
390 *A System Solution to the Memory Soft Error Problem*

Boyle, D., P. Mundy, and T. M. Spence
677 *Optimization and Code Generation in a Compiler for Several Machines*

Braunecker, B. U.
89 *Pattern Optimization for UPC Supermarket Scanner*

Broom, R. F., R. Jaggi, Th. O. Mohr, and A. Oosenbrug
206 *Effect of Process Variables on Electrical Properties of Pb-Alloy Josephson Junctions*

Broom, R. F., W. Kotyczka, and A. Moser
178 *Modeling of Characteristics for Josephson Junctions Having Nonuniform Width or Josephson Current Density*

Broom, R. F., R. B. Laibowitz, Th. O. Mohr, and W. Walter
212 *Fabrication and Properties of Niobium Josephson Tunnel Junctions*

Brosious, P. R.
195 see Greiner, J. H.

Brown, Alan V.
167 *An Overview of Josephson Packaging*

Canavello, B. J.
452 see Hatzakis, M.

Carballo, R.
328 see Tzou, A.

Carter, J. L.
695 see Allen, F. E.

Casajuana, R.
756 see Becerril, J. L.

Chai, Hi Dong
622 see Lee, Ho Chong

Chang, T. H. P.
537 see Grobman, W. D.

Chung, K. M., F. Luccio, and C. K. Wong
75 *On the Complexity of Permuting Records in Magnetic Bubble Memory Systems*

Cocke, John and Peter W. Markstein
692 *Strength Reduction for Division and Modulo with Application to Accessing a Multilevel Store (C)*

Cramer, Alice
339 see Rideout, V. Leo

Curtis, Huntington W.
370 see Verkuil, Roger L.

Davis, Donald E.
545 *Registration Mark Detection for Electron-Beam Lithography—EL1 System*

Denil, N. J.
732 *A Business Language*

Donath, W. E.
480 *Stand-Alone Wiring Program for Josephson Logic*

Dreckmann, M.
398 see Stapper, C. H.

Eichelberger, E. B. and E. Lindbloom
15 *A Heuristic Test-Pattern Generator for Programmable Logic Arrays*

Fabri, J.
695 see Allen, F. E.

Faris, S. M., W. H. Henkels, E. A. Valsamakis, and H. H. Zappe
143 *Basic Design of a Josephson Technology Cache Memory*

Ferrante, J.
695 see Allen, F. E.

Fitzgerald, B. F. and E. P. Thoma
291 *Circuit Implementation of Fusible Redundant Addresses on RAMs for Productivity Enhancement*

Franaszek, Peter A.
638 *A General Method for Channel Coding (C)*

Franaszek, P. A.
43 *Synchronous Bounded Delay Coding for Input Restricted Channels*

Gaffney, D. P.
378 see Bhattacharyya, A.

Gaind, A. K.
348 see Kasprzak, L. A.

Gardiner, J. R.
353 see Ormond, D. W.

Gdula, Robert A.
469 see Shatzkes, Morris

Geipel, H. J. and R. B. Shasteen
362 *Implanted Source/Drain Junctions for Polysilicon Gate Technologies*

Geipel, H. J. and W. K. Tice
310 *Reduction of Leakage by Implantation Gettering in VLSI Circuits*

Gheewala, T. R.
130 *Design of 2.5-Micrometer Josephson Current Injection Logic (CIL)*

Golden, R. L., P. A. Latus, and P. Lowy
23 *Design Automation and the Programmable Logic Array Macro*

Gopalakrishna, Y.
328 see Tzou, A.

Gray, Kenneth S.
283 *Cross-Coupled Charge-Transfer Sense Amplifier and Latch Sense Scheme for High-Density FET Memories*

Greenhaus, H.
410 see Ho, I. T.

Greiner, J. H., C. J. Kircher, S. P. Klepner, S. K. Lahiri, A. J. Warnecke, S. Basavaiah, E. T. Yen, John M. Baker, P. R. Brosious, H.-C. W. Huang, M. Murakami, and I. Ames
195 *Fabrication Process for Josephson Integrated Circuits*

Grobman, W. D., A. J. Speth, and T. H. P. Chang
537 *Proximity Correction Enhancements for l-μm Dense Circuits*

Grossman, D. D.
64 see Wesley, M. A.

Guéret, P., A. Moser, and P. Wolf
155 *Investigations for a Josephson Computer Main Memory with Single-Flux-Quantum Cells*

Hänsch, T. W.
85 see Pole, R. V.

Harrison, W. H.
695 see Allen, F. E.

Hatzakis, M., B. J. Canavello, and J. M. Shaw
452 *Single-Step Optical Lift-Off Process*

Heidelberger, Philip
570 *Variance Reduction Techniques for the Simulation of Markov Processes, I: Multiple Estimates*

Henkels, W. H.
143 see Faris, S. M.

Herrell, D. J.
172 see Jones, H. C.

Ho, I. T., J. Riseman, and H. Greenhaus
410 *A Charge Injection Transistor Memory Cell (C)*

Hsiao, M. Y.
390 see Bossen, D. C.

Huang, H.-C. W.
195 see Greiner, J. H.

Jaggi, R.
206 see Broom, R. F.

Jarzebowski, K. T.
598 see Beeteson, J. S.

Jones, H. C. and D. J. Herrell
172 *The Characteristics of Chip-to-Chip Signal Propagation in a Package Suitable for Superconducting Circuits*

Kasami, Tadao
486 see Lin, Shu

Kasprzak, L. A. and A. K. Gaind
348 *Near-Ideal Si-SiO_2 Interfaces*

Kenyon, R. A.
378 see Bhattacharyya, A.

Kircher, C. J.
223 see Baker, John M.

Kircher, C. J.
195 see Greiner, J. H.

Kircher, C. J. and S. K. Lahiri
235 *Properties of $AuIn_2$ Resistors for Josephson Integrated Circuits*

Klepner, S. P.
195 see Greiner, J. H.

Kolsky, Harwood G.
660 see Scarborough, Randolph G.

Kotyczka, W.
178 see Broom, R. F.

Kyser, D. F. and R. Pyle
426 *Computer Simulation of Electron-Beam Resist Profiles*

Lafuente, J. M.
716 *Some Techniques for Compile-Time Analysis of User-Computer Interactions*

Lahiri, S. K.
195 see Greiner, J. H.

Lahiri, S. K.
235 see Kircher, C. J.

Laibowitz, R. B.
212 see Broom, R. F.

Larsen, Richard A.
268 *A Silicon and Aluminum Dynamic Memory Technology*

Latus, P. A.
23 see Golden, R. L.

Lavin, M. A.
64 see Wesley, M. A.

Lee, Ho Chang and Hi Dong Chai
622 *Integral Point-Matching Method for Two-Dimensional Laplace Field Problems with Periodic Boundaries*

Lew, John S.
496 *Optimal Accelerometer Layouts for Data Recovery in Signature Verification*

Lieberman, L. I.
64 see Wesley, M. A.

Lin, Shu, Tadao Kasami, and Saburo Yamamura
486 *Existence of Good δ-Decodable Codes for the Two-User Multiple-Access Adder Channel*

Lin, Shu and George Markowsky
56 *On a Class of One-Step Majority-Logic Decodable Cyclic Codes*

Lindbloom, E.
15 see Eichelberger, E. B.

Lo, T. C., R. E. Scheuerlein, and R. Tamlyn
318 *A 64K FET Dynamic Random Access Memory: Design Considerations and Description*

Loewner, P. G.
695 see Allen, F. E.

Lomet, David B.
764 *A Data Definition Facility Based on A Value-Oriented Storage Model*

Lowy, P.
23 see Golden, R. L.

Lozano-Pérez, T.
64 see Wesley, M. A.

Luccio, F.
75 see Chung, K. M.

MacNair, Edward A.
747 see Sauer, Charles H.

Magerlein, J. H. and D. J. Webb
554 *Electron-Beam Resists for Lift-Off Processing with Potential Application to Josephson Integrated Circuits*

Markowsky, George
56 see Lin, Shu

Markowsky, George and Michael A. Wesley
582 *Fleshing Out Wire Frames*

Marks, Brian
684 *Compilation to Compact Code*

Markstein, Peter W.
692 see Cocke, John

Matisoo, J.
113 *Overview of Josephson Technology Logic and Memory*

Matthews, J. W.
223 see Baker, John M.

McLaren, A. N.
398 see Stapper, C. H.

Mohr, Th. O.
206 see Broom, R. F.

Mohr, Th. O.
212 see Broom, R. F.

Mollier, P. B.
378 see Bhattacharyya, A.

Moser, A.
178 see Broom, R. F.

Moser, A.
155 see Guéret, P.

Mundy, P.
677 see Boyle, D.

Murakami, M.
195 see Greiner, J. H.

Oosenbrug, A.
206 see Broom, R. F.

Ormond, D. W. and J. R. Gardiner
353 *Reliability of SiO_2 Gate Dielectric with Semi-Recessed Oxide Isolation*

Pak, Mun S.
370 see Verkuil, Roger L.

Parikh, Mihir
438 *Proximity Effects in Electron Lithography: Magnitude and Correction Techniques*

Parikh, Mihir and Donald E. Schreiber
530 *Pattern Partitioning for Enhanced Proximity-Effect Corrections in Electron-Beam Lithography*

Patel, Arvind M.
32 *Error Recovery Scheme for the IBM 3850 Mass Storage System*

Petersen, Kurt E.
631 *Silicon Torsional Scanning Mirror*

Pole, R. V., A. J. Spiekerman, and T. W. Hänsch
85 *Interferometric Wavelength Measurements through Post-Detection Signal Processing*

Pyle, R.
426 see Kyser, D. F.

Rideout, V. Leo, John J. Walker, and Alice Cramer
339 *A One-Device Memory Cell Using a Single Layer of Polysilicon and a Self Registering Metal-to-Polysilicon Contact*

Riseman, J.
410 see Ho, I. T.

Rottmann, H. R.
461 *Overlay in Lithography*

Salza, Silvio
747 see Sauer, Charles H.

Sauer, Charles H., Edward A. MacNair, and Silvio Salza
747 *A Language for Extended Queuing Network Models*

Scarborough, Randolph G. and Harwood G. Kolsky
660 *Improved Optimization of FORTRAN Object Programs*

Scheuerlein, R. E.
318 see Lo, T. C.

Schmookler, Martin S.
2 *Design of Large ALUs Using Multiple PLA Macros*

Schreiber, Donald E.
530 see Parikh, Mihir

Selleck, J. E.
378 see Bhattacharyya, A.

Shasteen, R. B.
362 see Geipel, H. J.

Shatzkes, Morris, Moshe Av-Ron, and Robert A. Gdula
469 *Defect-Related Breakdown and Conduction in SiO_2*

Shaw, J. M.
452 see Hatzakis, M.

Sowter, B. R.
598 see Beeteson, J. S.

Spence, T. M.
677 see Boyle, D.

Speth, A. J.
537 see Grobman, W. D.

Spiekerman, A. J.
85 see Pole, R. V.

Stapper, C. H., A. N. McLaren, and M. Dreckmann
398 *Yield Model for Productivity Optimization of VLSI Memory Chips with Redundancy and Partially Good Product*

Tamlyn, R.
318 see Lo, T. C.

Thoma, E. P.
291 see Fitzgerald, B. F.

Tice, W. K.
310 see Geipel, H. J.

Trevillyan, L. H.
695 see Allen, F. E.

Troutman, R. R.
299 *VLSI Device Phenomena in Dynamic Memory and Their Application to Technology Development and Device Design*

Tsui, Frank F.
243 *JSP—A Research Signal Processor in Josephson Technology*

Tzou, A., Y. Gopalakrishna, E. Blaser, O. Bar-Gadda, and R. Carballo
328 *A 256K-Bit Charge-Coupled Device Memory*

Valer, F.
756 see Becerril, J. L.

Valsamakis, E. A.
143 see Faris, S. M.

Vergnieres, Bernard
612 *Macro Generation Algorithms for LSI Custom Chip Design*

Verkuil, Roger L., Huntington W. Curtis, and Mun S. Pak
370 *A Contactless Method for High-Sensitivity Measurement of p-n Junction Leakage*

Walker, John J.
339 see Rideout, V. Leo

Walter, W.
212 see Broom, R. F.

Warnecke, A. J.
195 see Greiner, J. H.

Webb, D. J.
554 see Magerlein, J. H.

Wesley, Michael A.
582 see Markowsky, George

Wesley, M. A., T. Lozano-Pérez, L. I. Lieberman, M. A. Lavin, and D. D. Grossman
64 *A Geometric Modeling System for Automated Mechanical Assembly*

Wiedman, F. W.
378 see Bhattacharyya, A.

Wolf, P.
155 see Guéret, P.

Wong, C. K.
75 see Chung, K. M.

Yamamura, Saburo
486 see Lin, Shu

Yen, E. T.
195 see Greiner, J. H.

Zappe, H. H.
143 see Faris, S. M.

Subject Index for Papers in Volume 24

Each index term below is accompanied by a page number and an author's name. With that name in the Author Index are the title of the paper and the names of coauthors, if any. Communications are identified by (C).

Subject	*Author*	*Page*
Algorithms		
Compiler analysis of user-computer interactions	Lafuente	716
Custom chip design macro generation	Vergnieres	612
Deadlock exposure	Ahuja	49
Fleshing out wire frames	Markowsky	582
Synchronous bounded delay coding	Franaszek	43
Analytical models		
Accelerometer layouts for signature verification	Lew	496
Integral point-matching technique	Lee	622
Language for extended queuing models	Sauer	747
Arithmetic and logical unit design		
PLA-macro-based ALU design	Schmookler	2
Charge-coupled device technology		
256K-bit charge-coupled device memory	Tzou	328
Chemistry and chemical engineering		
Barrier oxide structure in Pb-alloy Josephson junctions	Baker	223
Coding theory		
δ-decodable codes	Lin	486
Majority-logic decodable codes	Lin	56
Method for channel coding (C)	Franaszek	638
Synchronous bounded delay coding	Franaszek	43
Communications and communication networks		
Deadlock exposure	Ahuja	49
δ-decodable codes	Lin	486
Josephson signal processor	Tsui	243
Majority-logic decodable codes	Lin	56
Method for channel coding (C)	Franaszek	638
Synchronous bounded delay coding	Franaszek	43
Compilers and interpreters		
Analyzing user-computer interactions	Lafuente	716
Compiler for a large class of languages	Allen	695
Compiling compact code	Marks	684
Generating optimized code for several machines	Boyle	677
Improved FORTRAN optimization	Scarborough	660
Optimizing division and modulo operations (C)	Cocke	692
Computational methods		
Integral point-matching technique	Lee	622
Procedures for disk-head mechanical analysis	Adams	512
State probabilities using maximum entropy principle	Bard	563
Variance reduction techniques	Heidelberger	570
Computer applications		
Correction of proximity effects in lithography	Parikh	438
Enhanced proximity-effect corrections in lithography	Parikh	530
Proximity correction for 1-μm dense circuits	Grobman	537
Simulation of e-beam resist profiles	Kyser	426
Computer-controlled manipulators		
Fleshing out wire frames	Markowsky	582
Geometric modeling system	Wesley	64
Data-definition facilities		
Value-oriented storage model	Lomet	764
Deadlock avoidance		
Deadlock exposure	Ahuja	49
Design automation		
Wiring program for Josephson logic	Donath	480
Display technology		
High-resolution color display digital convergence system	Beeteson	598
Electrical packaging technology		
Breakdown and conduction in SiO_2	Shatzkes	469
Josephson technology	Brown	167
Signals in superconducting circuits	Jones	172
Error control codes		
LSI memory soft error problem system solution	Bossen	390
Storage system error recovery	Patel	32
Error detection and correction		
δ-decodable codes	Lin	486
LSI memory soft error problem system solution	Bossen	390
Majority-logic decodable codes	Lin	56
Error recovery		
LSI memory soft error problem system solution	Bossen	390
Storage system error recovery	Patel	32
Fabrication		
$AuIn_2$ resistors for Josephson ICs	Kircher	235
E-beam resists for lift-off processing of Josephson ICs	Magerlein	554
Effect of process variables on Pb-alloy Josephson junctions	Broom	206
Josephson integrated circuits	Greiner	195
Nb Josephson tunnel junctions	Broom	212
Optical lift-off	Hatzakis	452
Silicon torsional scanning mirror	Petersen	631
Flexible-disk technology		
Computational procedures for disk-head mechanical analysis	Adams	512
Josephson technology		
$AuIn_2$ resistors for ICs	Kircher	235
Cache memory	Faris	143
Current injection logic	Gheewala	130
E-beam resists for Josephson ICs	Magerlein	554
Electrical properties of Pb-alloy junctions	Broom	206
Fabrication of Josephson ICs	Greiner	195
Logic and memory	Matisoo	113
Main memory	Guéret	155
Materials and processes	Ames	188
Modeling of junction characteristics	Broom	178
Nb tunnel junctions	Broom	212
Packaging	Brown	167
Research project	Anacker	107
Signal processor	Tsui	243
Signals in superconducting circuits	Jones	172

Structure of barrier oxide in Pb-alloy junctions — Baker 223
Wiring program for Josephson logic — Donath 480

Large-scale integration
Charge injection transistor memory cell (C) — Ho 410
Gettering to reduce leakage — Geipel 310
Implanted source/drain junctions — Geipel 362
One-device FET random-access memory cell — Rideout 339
Proximity correction for LSI chips — Grobman 537
Redundancy for productivity enhancement — Fitzgerald 291
SAMOS memory technology — Larsen 268
Semi-ROX gate reliability — Ormond 353
VLSI device phenomena — Troutman 299
VLSI yield model — Stapper 398
Wiring program for Josephson logic — Donath 480
1/*N* circuit/device technology — Bhattacharyya 378

Lasers
UPC supermarket scanner — Braunecker 89

Lithography
E-beam resist profiles — Kyser 426
Mark detection for e-beam lithography — Davis 545
Optical lift-off — Hatzakis 452
Overlay in lithography — Rottmann 461
Pattern partitioning—enhanced proximity corrections — Parikh 530
Proximity correction for 1-μm dense circuits — Grobman 537
Review of proximity effects in electron lithography — Parikh 438

Logic design and technology
Josephson technology: current injection logic — Gheewala 130
PLA-macro-based ALU design — Schmookler 2

Logic design testing
PLA test-pattern generator — Eichelberger 15

Logic macros
Custom chip design macro generation algorithms — Vergnieres 612
PLA-macro-based ALU design — Schmookler 2
PLA macro design automation — Golden 23

LSI chip design automation
Custom chip design macro generation algorithms — Vergnieres 612
PLA macro design automation — Golden 23
PLA test-pattern generator — Eichelberger 15

Magnetic bubble technology
Complexity of permuting records — Chung 75

Magnetic head-disk interaction
Computational procedures for disk–head mechanical analysis — Adams 512

Manufacturing technology
Mark detection for e-beam lithography — Davis 545

Materials
E-beam resists for Josephson ICs — Magerlein 554
Josephson packaging — Brown 167
Josephson technology — Ames 188

Mathematics (applied)
Accelerometer layouts for signature verification — Lew 496
Integral point-matching method — Lee 622

Measurement
Contactless measurement of p-n junction leakage — Verkuil 370
Interferometric wavelength measurement — Pole 85
Measurement of overlay errors — Rottmann 461
Signals in superconducting circuits — Jones 172

Mechanics and mechanisms
Computational procedures for disk–head mechanical analysis — Adams 512
Silicon torsional scanning mirror — Petersen 631

Memory design and technology
Charge injection transistor memory cell (C) — Ho 410
Cross-coupled sense amplifier — Gray 283
Implanted source/drain junctions — Geipel 362
Josephson computer technology: cache memory — Faris 143
Josephson computer technology: logic and memory — Matisoo 113
One-device FET random access memory cell — Rideout 339
SAMOS memory technology — Larsen 268
VLSI device phenomena — Troutman 299
1/*N* circuit/device technology — Bhattacharyya 378
64K-bit FET random-access memory — Lo 318
256K-bit charge-coupled device memory — Tzou 328

Models and modeling
Bubble memory systems — Chung 75
Characteristics of Josephson junctions — Broom 178
Fleshing out wire frames — Markowsky 582
Geometric modeling system — Wesley 64
Josephson main memory — Guéret 155
Language for extended queuing models — Sauer 747
State probabilities using maximum entropy principle — Bard 563
Value-oriented model of storage — Lomet 764
VLSI yield model — Stapper 398

Optics
UPC supermarket scanner — Braunecker 89

Optimization of object programs
Compilation to compact code — Marks 684
Compiler for wide class of languages — Allen 695
Division and modulo operations (C) — Cocke 692
Improved FORTRAN optimization — Scarborough 660
Optimized code for several machines — Boyle 677

Physics and physical chemistry
Breakdown and conduction in SiO_2 — Shatzkes 469
Near-ideal Si-SiO_2 interfaces — Kasprzak 348
Semi-ROX gate reliability — Ormond 353
VLSI implantation gettering — Geipel 310

Programmable logic arrays
Custom chip design macro generation algorithms — Vergnieres 612
PLA-macro-based ALU design — Schmookler 2
PLA macro design automation — Golden 23
PLA test-pattern generator — Eichelberger 15

Programming and programming languages
A business language — Denil 732
Compiler analysis of user-computer interactions — Lafuente 716
Compiler for wide class of languages — Allen 695
Compiling compact code — Marks 684
Framework for data-definition facilities — Lomet 764
Geometric modeling system — Wesley 64

Grammar characterization of flowgraphs — Becerril 756
Improved FORTRAN optimization — Scarborough 660
Language for extended queuing models — Sauer 747
Optimized code for several machines — Boyle 677
Wiring program for Josephson logic — Donath 480

Quality control
Effect of process variables on Josephson junctions — Broom 206
Josephson integrated circuits — Greiner 195
Josephson materials and processes — Ames 188
Josephson packaging — Brown 167
RAM redundancy — Fitzgerald 291

Reliability
LSI memory soft error problem system solution — Bossen 390
Semi-ROX gate reliability — Ormond 353

Semiconductor technology
Breakdown and conduction in SiO_2 — Shatzkes 469
Charge injection transistor memory cell (C) — Ho 410
Cross-coupled sense amplifier — Gray 283
High-sensitivity measurement—p-n junction leakage — Verkuil 370
Implantation gettering for leakage reduction — Geipel 310
Implanted source/drain junctions — Geipel 362
Mark detection for e-beam lithography — Davis 545
Near-ideal Si-SiO_2 interfaces — Kasprzak 348
One-device FET random-access memory cell — Rideout 339
Optical lift-off — Hatzakis 452
RAM redundancy — Fitzgerald 291
SAMOS memory technology — Larsen 268
Semi-ROX gate reliability — Ormond 353
Silicon torsional scanning mirror — Petersen 631
VLSI device phenomena — Troutman 299
VLSI yield model — Stapper 398
1/*N* circuit/device technology — Bhattacharyya 378
64K-bit FET random-access memory — Lo 318
256K-bit charge-coupled device memory — Tzou 328

Signal processing
Post-detection signal processing — Pole 85

Signature verification
Optimal accelerometer layouts — Lew 496

Simulation
State probabilities using maximum entropy principle — Bard 563
Variance reduction techniques — Heidelberger 570

Solid state physics
Breakdown and conduction in SiO_2 — Shatzkes 469
Josephson computer technology: logic and memory — Matisoo 113
Near-ideal Si-SiO_2 interfaces — Kasprzak 348

Stochastic processes
State probabilities using maximum entropy principle — Bard 563
Variance reduction techniques — Heidelberger 570

Storage devices and systems
Josephson main memory — Guéret 155
Magnetic bubble memories — Chung 75
Storage system error recovery — Patel 32

Structured programming
Grammar characterization of flowgraphs — Becerril 756

Superconductivity
Josephson computer technology: logic and memory — Matisoo 113
Josephson computer technology: research project — Anacker 107

Systems architecture
Josephson main memory — Guéret 155
Josephson signal processor — Tsui 243

Test-pattern generation
PLA test-pattern generator — Eichelberger 15